

# PATENT ABSTRACTS OF JAPAN

(11)Publication number : 03-147021

(43)Date of publication of application : 24.06.1991

---

(51)Int.Cl. G06F 9/30

G06F 9/38

---

(21)Application number : 01-285471 (71)Applicant : FUJITSU LTD

(22)Date of filing : 01.11.1989 (72)Inventor : KATO TAKAO  
TAMURA HIDEO

---

(54) INSTRUCTION DESIGNATION SYSTEM AND INSTRUCTION EXECUTION  
SYSTEM

(57)Abstract:

PURPOSE: To improve bit use efficiency by forming a large instruction word by means of a specified instruction word and a type code designating the structure and designating one or plural instructions which are executed in parallel by means of the large instruction word.

CONSTITUTION: The large instruction word is constituted of the type code and the instruction word, and the instruction word has at least an instruction code and an operand designation part so as to designate a signal instruction. When the large instruction word consists of 64 bits, bits 0-3 are set to be the type codes, and bits 4-23, 24-43 and 44-63 to the three instruction words of a system A.

Furthermore, the instruction words of the system A consist of the instruction code OPa of five bits, the first register designation field Ra1 of five bits as the operand designation part, a second register designation field Ra2 and a third register designation field Ra3. Then, one or plural instructions which are executed in parallel

by one large instruction word can be designated.

---

## LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision  
of rejection]

[Kind of final disposal of application other  
than the examiner's decision of rejection  
or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's  
decision of rejection]

[Date of requesting appeal against  
examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office